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(57) ABSTRACT 
A centroid computation system is disclosed. The system has 
an imager array, a switching network, computation 
elements, and a divider circuit. The imager array has col- 
umns and rows of pixels. The switching network is adapted 
to receive pixel signals from the image array. The plurality 
of computation elements operates to compute inner products 
for at least x and y centroids. The plurality of computation 
elements has only passive elements to provide inner prod- 
ucts of pixel signals the switching network. The divider 
circuit is adapted to receive the inner products and compute 
the x and y centroids. 
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HIGH-SPEED ON-CHIP WINDOWED 
CENTROIDING USING PHOTODIODE- 
BASED CMOS IMAGER 
CROSS-REFERENCE TO RELATED 
APPLICATIONS 
This application is a divisional application of and claims 
priority to U.S. application Ser. No. 091677,972, filed Oct. 2, 
2000 now Pat. No. 6,519,371, which claims priority to U.S. 
provisional application Ser. No. 601157,211, filed Sep. 30, 
1999, and 601157,556, filed Oct. 4, 1999. 
CROSS REFERENCE TO RELATED 
APPLI CAT1 ON 
This application claims the benefit of the priority of U.S. 
Provisional Application No. 601157,556, filed on Oct. 4, 
1999, and entitled Photodiode-based CMOS Active Pixel 
Sensor with Zero Lag, Low Noise and Enhanced Low- 
Light-Level Response; and U.S. Provisional Application No. 
601157,211, filed on Sep. 30, 1999, and entitled Smart 
CMOS Imager with On-Chip High-speed Windowed Cen- 
troiding Capability. 
ORIGIN OF INVENTION 
U.S. Government may have certain rights in this invention 
pursuant to NASA contract number NAS7-1407. 
BACKGROUND 
Accurate computation of a centroid from a pre-defined 
window in an image plane is desirable for a number of 
space-based and commercial applications. The applications 
may include object tracking in robotic systems, autonomous 
navigation, image compression, and document copyright 
protection. Other applications may include space guidance 
and navigation systems, and deep-space optical communi- 
cation systems that require accurate and stable beam point- 
ing for high speed data transfer. 
Off-focal-plane digital processors may yield accurate cen- 
troid values, but only at the cost of increased latency, power 
and size. On or near focal-plane centroid computation using 
current mode circuits, and neuro-MOS circuits have been 
implemented. However, neither approach may be compat- 
ibly integrated with high performance image sensors. 
Aphotodiode-based active pixel imager (API) sensor may 
be used for high quality imaging applications such as the 
centroid computation. The photodiode-based sensor pro- 
vides higher quantum efficiency than a photogate-based 
sensor. However, noise in the photodiode-type CMOS API 
sensors causes high reset (kTC) noise at the sense node. 
SUMMARY 
The present disclosure describes a centroid computation 
system having an imager array, a switching network, com- 
putation elements, and a divider circuit. The imager array 
has columns and rows of pixels. The switching network is 
adapted to receive pixel signals from the image array. The 
plurality of computation elements operates to compute inner 
products for at least x and y centroids. The plurality of 
computation elements has only passive elements to provide 
inner products of pixel signals the switching network. The 
divider circuit is adapted to receive the inner products and 
compute the x and y centroids. 
BRIEF DESCRIPTION OF THE DRAWINGS 
Different aspects of the disclosure will be described in 
reference to the accompanying drawings wherein: 
2 
FIG. 1 shows an embodiment of the windowed- 
centroiding active pixel sensor (APS)  system; 
FIGS. 2A and 2B illustrate circuits used for inner-product 
computations for the X- and Y-centroid blocks, respectively; 
FIG. 3 shows an embodiment a divider circuit; 
FIG. 4 shows a layout of a prototype imager of 128x128 
format according to an embodiment of the present disclo- 
sure; 
FIG. 5 shows a measured centroid error versus window 
size; 
FIG. 6 shows a plot of a centroid error as a function of 
average signal strength; 
FIG. 7 is a schematic diagram of a photodiode-type 
1s CMOS APS pixel according to an embodiment of the 
present disclosure; 
FIG. 8 is a timing diagram of an imager running in digital 
still mode; 
FIG. 9 shows a plot of a response non-linearity with the 
FIG. 10  is a SPICE simulation showing the sense node 
potentials for different sense node signal excursions as the 
pixel is periodically reset; 
FIG. 11A shows a schematic of a flushed photodiode APS 
pixel in accordance with an embodiment; 
FIG. 11B shows a schematic of an HTS photodiode APS 
pixel in accordance with an embodiment; 
FIG. 12 shows pixel timing diagrams; 
FIG. 13 is a SPICE simulation showing the sense node 
potentials for different sense node signal excursions as the 
pixel is periodically reset; 
FIG. 14  shows a plot of measured photodiode APS pixel 
linearity; 
FIG. 15 shows a plot of measured image lag from 
different photodiodes; and 
FIG. 16 shows a plot of a noise as a function of the pixel 
conversion gain. 
20 pixel held in reset state during idling phase; 
25 
30 
35 
40 DETAILED DESCRIPTION 
The present disclosure describes an on-focal plane cen- 
troid computation circuit that is compatible and integrated 
with CMOS imagers implemented in conventional or modi- 
fied CMOS technology. In the present disclosure, a 
45 photodiode-based CMOS active pixel sensor (APS)  is 
described as an example of a CMOS imager that may be 
used. 
Overview 
The centroid computation circuit design allows accurate 
SO X- and Y-centroid computation from a user-selectable win- 
dow of interest. The circuit also allows window location and 
size to be programmable. The circuit may be designed to 
dissipate less power than the prior art designs, which may 
enable a real-time, miniature tracking system. In one 
ss implementation, the centroid computation circuit utilizes a 
switched capacitor network having only passive elements 
such as capacitors and switches. The circuit further allows 
column-parallel computation that enables X- and Y-centroid 
computations to be performed substantially simultaneously. 
60 This provides low power consumption and high accuracy 
computation to better than 0.05 pixel accuracy. The accuracy 
may be achieved under most lighting conditions, while 
maintaining high update rates (20-50 KHz) that make the 
chip attractive for use in real-time image-based control 
The photodiode-based CMOS imager design provides 
improved steady state and dynamic response. In this design, 
65 systems. 
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both the pixel sensor and the clocking scheme are modified performed in parallel with the imager readout. This parallel 
to allow imager operation with reset level independent of computation allows for a high computation speed and sub- 
signal strength under steady state or dynamic conditions. stantially reduced computational overhead. 
The pixel is reset in “soft-reset’’ allowing low-reset noise An embodiment shown in FIG. 3 may be used as the 
and high power supply rejection ratio (“PSRR’). However, 5 divider circuit 110. The circuit includes an op-amp 300 with 
its steady state and dynamic response may be made to follow a plurality of transistors 302 configured to generate the X- 
that obtained with “hard-reset”. Hence, the design provides and Y-centroids from the row-wise inner products. 
substantially reduced image lag and high linearity even FIG. 4 shows a layout of the prototype imager 400 of 
under low-light levels compared to conventional imager 128x128 format. Computation circuits 402 take up only a 
designs. The image lag was measured to be less than 1% small area (1.7 mmx0.9 mm), irrespective of the imager 
compared to 10% in conventional imagers with soft-reset. format. In the illustrated embodiment, the imager 400 is 
Further, no dead zone was found, with greater than 40 dB fabricated using HP 0.5 pm CMOS technology with a 12 pm 
enhancement of low-light response. The present imager pixel pitch. The imager 400 has two ports: one for centroid 
design also provides low noise and high PSRR. The noise output and the other for imager output. 
was measured to be less than half the conventional devices The performance of the illustrated imager 400 is summa- 
with hard-reset. The PSRR was measured to be 40 dB higher ‘s rized in Table 1. The Table shows imager performance 
than the hard-reset without bypass capacitor. exceeding that of conventional designs. As shown, the use of 
Description for Embodiments of Windowed-centroiding passive components and only one op-amp (for the divider 
System circuit) enables low power operation on the order of about 
An embodiment of the windowed-centroiding active pixel 3 mW. 
sensor ( U S )  system 100 is shown in FIG. 1. The system 2o 
provides on-chip 2-D centroid computation. The system 
includes a 2-D imager array 102, a switching network 104, 
analog divider 110. The 2-D computation is performed by 
computing the relevant inner-products or weighted sums for 25 
TABLE 1 
inner-product (IP) computation circuits 106, 108, and an Summarv of the Centroid APS chip Characteristic 
Characteristics Value 
a given row. Upon completion of all row-wise inner- Format 128 x 128 
and Y inner-products. A divider circuit 110 is then used to 
products, these values are processed to generate the final X 
generate the X- 112 and Y-centroids 114. 
Pixel Size 12 ,um 
Technology HP 0.5 ,um 
3.3 v 
Saturation Level 850 mV 
Conversion Gain 25 
Read Noise 9 e- 
Dark Current 78 mVlsec 
Power 3 mW 
Power Supply 
The X- and Y-centroids 112,114 provided by the on-focal- 30 
plane circuits 102-110 are computed as follows: 
n 111 
35 In order to measure the centroiding accuracy, image 
centroid may be computed separately by acquiring the raw 
data from the imager port. The computed centroid may be 
compared against the value obtained from the centroid port. 
Relative error (in pixels) may then be computed. The 
where x, and yl=l, 2,3,  , n-1, respectively, and vLl is the 40 measurements may be repeated for different window sizes, 
voltage of each pixel. Both computations may yield the centroid values, mean signal strengths, and from different 
correct value of the respective centroids except for a scaling regions of the imager. The result indicates that a typical 
pre-factor. centroid error of 0.02 pixel may be achieved over most of the 
An embodiment of a circuit 200 used for inner-product array. According to FIG. 5,  the worst-case error was around 
computations for the X-centroid block 106 is shown in FIG. 45 0.07 pixel for the smallest sized (3x3) window. FIG. 5 also 
2A. An embodiment of a circuit 250 used for inner-product shows the smallest and the largest centroid error measured 
computations for the Y-centroid block 108 is shown in FIG. from the array. The error dependence on the window size 
2B. Only capacitors and switches are used to perform the was not large, although in general, the error is found to be 
computation, with different sized capacitors representing lower for larger sized windows. 
different weights. The capacitors in the column-averaging SO With present design of the centroid computation circuit, 
banks 202, 252 are used for sampling one row of pixel high update rates may be obtained without compromising 
values. The capacitors are linearly scaled in the X-centroid centroiding accuracy. Update rates vary from 20 to 50 KHz 
block, while they are the same in successively enabling for window sizes scaling from 9x9 to 3x3. The total noise 
clocks EN1, EN2, . . . EN(n-1) 254. Averaging over the added by all three centroid computation circuits is small 
columns, and sharing the result with one of the capacitors in ss compared to the imager output r.m.s. noise of 225 pV (-9 
the row-averaging bank 208, 258 is carried out by pulsing e-). This is achieved by increasing capacitor sizes, with 
AVC 206, 256 and the appropriated DUMP(i) 210, 260 minimum being 2 pF. Large capacitance size also helps to 
substantially simultaneously. This allows equal but reduced minimize capacitance-matching errors. Residual error in the 
attenuation for all row signals. The capacitors 262 in the circuit is governed by matching errors and switch feed- 
row-averaging bank 258 are linearly scaled for the 60 through. Hence, as shown in FIG. 6, the centroiding inac- 
Y-centroid block 250, while the capacitors 212 are equal for curacy tends to increase for mean signals less than 100 mV. 
the X-centroid block 200. The residual error also increases for larger mean signal 
In each of the illustrated embodiments, a switching net- (-800 mV), due to non-linearities and signal saturation. 
work having an Nx9 (N is the imager format) switching Description for Embodiments of Photodiode-based CMOS 
array connects 9 consecutive columns of the imager array 65 Imager 
into the computation circuit. This allows centroid computa- As stated above, a photodiode-based CMOS active pixel 
tion for blocks of size 3x3 to 9x9. Thus, the computation is sensor ( U S )  may be used as a CMOS imager that provides 
i; i; XJ-I  VIJ Y1-1 ‘ IJ 
2 .  (n + 1) !=I J=I 2 ,=I JF1 
Y, = ~ ’ 
i i ‘ IJ (n - 1) 
,=I J=I 
i i ‘ IJ [n(n - 1) + 21 x m n  = 
,=I J=I 
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image signal input for the centroiding computation. FIG. 7 electrons. Thus the reset noise may be substantially smaller 
shows an embodiment of a photodiode-based APS pixel 700. than kTC. On the other hand, if An is large, reset noise 
Signal integrated on the photodiode sense node (SENSE) approaches mkTC/2. If m=l ,  there is a factor of two reduc- 
702 is calculated by measuring the difference between the tion in variance for soft-reset, 
voltage on the column bus (COLI 704, before and after the s The reduction in reset noise may be caused by the 
reset (RST) 706 is Pulsed. Other Pixels 708, 709 be feedback inherent to the reset mechanism. For an exponen- 
connected to the same column bus 704. tial current flow over the barrier, instantaneous current flow 
In the illustrated embodiment of FIG. 7, lower kTC noise may decrease if there is an increase in the node 
may be achieved with photodiode-type pixels by potential, a result, the distribution of electrons as 
i o  the reset (under weak-inversion) progresses. This causes “soft-reset’’ technique. The soft-reset includes resetting the pixel with both drain and gate of the n-channel reset tran- 
sistor 710 kept at the Same potential, This results in the sub-kTC reset noise. Further, since the reverse current is 
node 702 being reset using sub-threshold MOSFET current, 
However, the noise may be lowered at the expense of higher 
image lag and low-light-level non-linearity, The noise 
the interaction between power fluctua- 
reduced. tions and the 
This allows the soft reset to provide high PSRR. 
node 702 may be 
behavior is analyzed and the evidence of degraded perfor- is The soft-reset affects imager behavior both under steady- 
mance under low-light levels is shown below. Further, a new state and dynamic conditions. For example, FIG. 8 i k s -  
pixel design that substantially reduces non-linearity and trates a timing diagram (for still imaging mode) showing the 
image lag without compromising noise is presented. reset (RST) pulse 800 and the signal (SHR) pulse 802 
The reset noise at the sense node 702 may be estimated indicating when the reset level is sampled. Keeping the RST 
from the time-dependence of the probability distribution 20 800 high during the idle phase (tidle) enables flushing of 
function (F,), defined as the probability of finding n elec- unwanted charges, but steady-state linearity is substantially 
trons on the sense node at a particular moment. In weak- degraded. The response non-linearity is a result of the 
inversion, the current is given by weak-inversion current that causes SENSE node 702 to 
charge up in a slow logarithmic manner during the idle 
I = e Z T ,  4 A V  2s phase. If the current during the integration phase (tint) is 
small, SENSE node 702 may not be discharged enough for 
the subsequent reset to affect the potential of the SENSE 702 
where DV is the voltage difference between VGs (or VsD) node. Consequently, the difference between the signal and 
and the threshold voltage (VT), KT/q is the thermal Potential the reset levels significantly decrease for small signals 
($TI ,  and m is the DOn-idealitY factor. Since VDS>>$T~ the 30 thereby causing response non-linearity at low-light levels. 
This makes the arrent flow Furthermore, under soft-reset, actual reset levels may vary 
substantially unidirectional. Then, depending upon the signal in the previous frame. The actual 
signal may be calculated by the computed difference 
between the potential on the sense node before and after 
3s reset. Thus, variation of the reset level results in steady-state 
non-linearity due to modulation of the reset level by the 
average signal strength. Under dynamic lighting conditions, 
the reset level will vary from one frame to another depend- 
ing upon the signal integrated in the previous frame. The 
40 variation of the reset levels between successive frames is the 
measure of image lag. Thus, both steady-state and dynamic 
du2 d g  1 121 response are degraded with soft-reset, even though it results 
- = 1 + 2- -2. in lower reset noise. dA dr g 
FIG. 9 shows the response measured from a large format 
4s (e.g. 512x512) imager operated with the timing shown in 
FIG. 8. The response “dead-zone’’ may be seen for low-light 
levels. The dead-zone may be substantially reduced by 
holding the reset low during tidle. This may prevent biasing 
of the reset transistor in deep sub-threshold condition. 
SO However, the response non-linearity at low-light levels may 
still be significant. This is illustrated in the SPICE simula- 
tion results of FIG. 10. FIG. 10 plots the simulated potential 
variations of the SENSE node 702 as the node is periodically 
reset for different voltage excursions during the reset OFF 
ss state. The result indicates that the actual reset level is higher 
by more than 30 mV under low-light-levels. This causes an 
order of magnitude increase in non-linearity at steady-state. 
Under dynamic lighting conditions, the reset level may vary 
from one frame to another depending upon the signal 
FIGS. 11A and 11B show the flushed 1100 and the 
hard-to-soft (HTS) 1150 photodiode APS pixels, 
respectively, in accordance with an embodiment of the 
present disclosure. The flushed photodiode pixel 1100, 
65 shown in FIG. 11A, includes of an additional line (m) 
1102 that controls the potential at the drain 1104 of the reset 
transistor. The HTS photodiode APS 1150 (FIG. 11B) has 
arrent is 
a F, ar = Fn-ign-i - F n n ,  
where g, is the probability per unit time of adding an 
electron in presence of n electrons. The variance in the 
average number of electrons (E) on the sense node can be 
computed from equation 1 to provide: 
For weak-inversion condition, gn-e-P’n, where 
p =  -. 
mkTC 
Equation 2 may then be solved to provide: 
13] 1 
2P 
u2 = - 11 - e-WAn + 2pe-WAnu;], 
where ao2 is the variance at the onset of the reset process, 
and An is the average amount of electrons added to the sense 
node. For a photodiode type APS under soft-reset, ao2=0 for 
a given frame, and 60 integrated in the previous frame. 
141 1. An f o r p . A n < < l  mkTC/2 for p . A n  << 1 u 2  = {  
In other words, if the amount of charges added is small, 
reset noise is determined by the shot-noise in the amount of 
US 6,721,464 B2 
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the same pixel design as that of the flushed APS pixel 1100. 
However, the power supply (V,,) 1156 is routed to each 
column 1158 through an n- 1152 or p-channel1154 transis- 
tor. 
FIG. 12 shows a timing diagram of a pixel. HTS is a 
row-decoded signal for the flushed photodiode pixel 1100, 
and it is a common signal for the HTS pixel. Momentarily 
pulsing HTS with the reset (RST) pulse ON causes the pixel 
to be reset first in hard-reset, followed by a soft-reset. For the 
HTS pixel, the hard-reset level is determined by the sizing 
of the transistors, and is set to approximately 
1 
- . V&. 
2 
The hard reset erases the pixel memory. Thus, the soft- 
reset level reaches the same level irrespective of the photo- 
signal strength, as shown in PSPICE simulations in FIG. 13. 
Unlike in FIG. 10, the soft-reset level no longer depends 
upon voltage excursions at SENSE node. HTS mode of 
operation does not affect the reset noise. Since equation 3 
indicates that as long as An is large, the contribution from the 
initial variance (due to hard-reset in this case) is low. 
Therefore, the imager performance does not depend upon 
the actual value of the hard-reset level. 
A 128x128 test imager with 12 pm pixels was designed 
and fabricated in 0.5 pm CMOS technology to verify the 
concept. The imager includes different pixels to allow inves- 
tigation of four different modes of operation: soft-reset, 
hard-reset, HTS, and flushed. FIG. 14  shows the measured 
response linearity with the imager operated in double delta 
sampling mode. The results demonstrate that the imager 
operated in soft-reset mode exhibits significant low-light 
level non-linearity. The results also indicate that the non- 
linearity is undetectable in the other three modes down to the 
read noise levels (-25Ck400 pV r.m.s.). 
FIG. 15 shows that the image lag is high (-2%) for large 
signals (in the previous frame). The image lag drops sharply 
to less than 1% for smaller signals. However, the image lag 
is undetectable for the other three operating modes. 
The measured noise for hard-reset and HTS mode of 
operations is shown in FIG. 16. The noise performance 
closely follows the model, with the noise for hard-reset 
mode being given by \/kTC, and less than V0.5.kTC for HTS 
mode. 
While specific embodiments of the invention have been 
illustrated and described, other embodiments and variations 
are possible. 
All these are intended to be encompassed by the following 
claims. 
What is claimed is: 
1. An integrated semiconductor device, comprising: 
a photodiode, responsive to radiation to produce charge 
and having a sensing node to output said charge; 
an output transistor having a gate coupled to said sensing 
node to produce a pixel signal representing said charge; 
and 
a reset transistor having a source formed from said 
sensing node, a gate coupled to receive a reset signal, 
and a drain coupled to a separate reset control signal 
which is pulsed on and off when said reset signal 
remaine on to reset said sensing node and to erase a 
memory in said photodiode from a previous readout 
cycle. 
2. The device as in claim 1,  further comprising a selection 
transistor coupled to said output transistor to receive said 
8 
pixel signal and having a gate that receives a selection signal 
which includes a clocked pulse to turn on said selection 
transistor to output said pixel signal. 
3. The device as in claim 1,  wherein a drain of said output 
5 transistor is coupled to receive a drain supply voltage and a 
source of said output transistor is used to output said pixel 
signal. 
4. The device as in claim 3, further comprising a power 
supply circuit for said output transistor and said drain of said 
reset transistor, said power supply circuit comprising first 
transistor and second transistor connected to each other and 
to receive said drain supply voltage, wherein said first 
transistor has a gate coupled to receive said reset control 
signal. 
5 .  An integrated semiconductor device, comprising a 
radiation sensing array of a plurality of sensing pixels and an 
on-chip control circuit integrated to said radiation sensing 
array, each sensing pixel comprising: 
a photodiode, responsive to radiation to produce charge 
and having a sensing node to output said charge; 
an output transistor having a gate coupled to said sensing 
node to produce a pixel signal representing said charge; 
and 
a reset transistor having a source formed from said 
sensing node, a gate coupled to receive a reset signal, 
and a drain coupled to a separate reset control signal 
which is pulsed on and off when said reset signal 
remains on to reset said sensing node and to erase a 
memory in said photodiode from a previous readout 
6. The device as in claim 5,  wherein said sensing pixels 
are arranged in columns along a X direction and rows along 
a Y direction, and wherein said on-chip control circuit 
includes: 
a switching network coupled to said sensing array to 
receive pixel signals; 
a plurality of computation circuits coupled to said switch- 
ing network to compute inner products for at least X 
and Y centroids, said plurality of computation circuits 
having only passive elements to provide inner products 
of pixel signals from said switching network; and 
a divider circuit coupled to said computation circuits to 
receive said inner products and compute said at least X 
and Y centroids. 
7. The device as in claim 6, wherein said on-chip control 
circuit further comprises a block averaging circuit receiving 
said pixel signals and averaging said pixel signals over said 
columns. 
8. The device as in claim 6, wherein said plurality of 
SO computation circuits include row-averaging banks and 
column-averaging banks. 
9. The device as in claim 6, wherein said switching 
network is configured and coupled to said sensing array to 
connect a plurality of columns of pixels in parallel to 
10. The device as in claim 6, wherein each computation 
circuit does not include an amplifier and includes capacitors 
that carry out centroid computations. 
11. The device as in claim 5,  further comprising a selec- 
60 tion transistor coupled to said output transistor to receive 
said pixel signal and having a gate that receives a selection 
signal which includes a clocked pulse to turn on said 
selection transistor to output said pixel signal. 
12. The device as in claim 5,  wherein a drain of said 
65 output transistor is coupled to receive a drain supply voltage 
and a source of said output transistor is used to output said 
pixel signal. 
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13. The device as in claim 12, further comprising a power 
supply circuit for said output transistor and said drain of said 
reset transistor, said power supply circuit comprising first 
transistor and second transistor connected to each other and 
to receive said drain supply voltage, wherein said first s 
transistor has a gate coupled to receive said reset control 
signal. signal representing said charge; 
15. A method for sensing radiation, comprising: 
causing an array of photodiodes to be formed in a sensing 
array for detecting radiation, where each photodiode is 
responsive to the radiation to produce charge and has a 
gate coupled to said sensing node to produce a pixel 
causing a reset transistor to be formed adjacent to each 
photodiode to reset said photodiode after each readout, 
wherein said reset transistor has a source formed from 
said sensing node, a gate coupled to receive a reset 
signal, and a drain coupled to a separate reset control 
during a period when said reset signal is pulsed to an on 
state, causing said reset control signal to be pulsed on 
and off to reset said sensing node and to erase a 
memory in said photodiode from a previous readout 
causing Pixel signals from said sensing array to be Pro- 
cessed on the chip to produce centroids for a selected 
block of photodiodes along two different directions. 
14. A method for sensing radiation, comprising: 
causing an array of photodiodes to be formed in a sensing 
array for detecting radiation, where each photodiode is 10 
responsive to the radiation to produce charge and has a 
gate coupled to said sensing node to produce a pixel 
signal representing said charge; signal; 
causing a reset transistor to be formed adjacent to each 
photodiode to reset said photodiode after each readout, 
wherein said reset transistor has a source formed from 
said sensing node, a gate coupled to receive a reset 
signal, and a drain coupled to a separate reset control 
signal; and cycle; and 
during a period when said reset signal is pulsed to an on 2o 
state, causing said reset control signal to be pulsed on 
and off to reset said sensing node and to erase a 
memory in said photodiode from a previous readout 
cycle. * * * * *  
